powstik
Prove
Growth Paths / ECE 3: Digital Systems
AdvancedSkills

ECE 3: Digital Systems

Information, the digital abstraction, CMOS, combinational and sequential logic, and finite state machines in Verilog.

Information, the digital abstraction, CMOS, combinational and sequential logic, and finite state machines in Verilog. Free courses and textbooks, a self-check for every unit, and a build you can rerun, confirmed by people. Course 3 of the Varsity Curriculum: Electrical & Computer Engineering.

Part of: Electrical & Computer Eng. · Proves for: UG, Career

1 required outcomes14 weeksCredential on completion

Path outcomes

How this is verified: 6 are checked automatically, then confirmed by one person; 3 are confirmed by people who saw the work.

SkillsOptional

Build a Computer from Logic Gates (Nand to Tetris I)

Build a Computer from Logic Gates (reused from the Computer Science curriculum; optional here).

Take this Challenge →

2 milestones

  1. 1Do the course work in public
  2. 2Write the assembler and run a program
Skills

ECE 3: Digital Systems

Course 3: 3 units and a build.

Take this Challenge →

4 milestones

  1. 1Information, the digital abstraction and CMOS
  2. 2Combinational logic in Verilog
  3. 3Sequential logic and finite state machines
  4. 4A UART transmitter in Verilog with a passing testbench
SkillsOptional

Digital Logic Design

Practice: a digital logic design project (reused; optional).

Take this Challenge →

3 milestones

  1. 1Analyse a combinational logic problem and produce a minimised gate implementation
  2. 2Design a sequential logic circuit and verify its state transition behaviour
  3. 3Produce a digital logic design report and present for technical review

Resources for this path

No affiliate links. No sponsored placements.

Free MIT course: topic videos, slides and a worksheet with answers for each topic.

Free Verilog practice problems; each answer is checked by simulation against a reference.

Free Verilog simulator for your designs and testbenches.

Free waveform viewer for simulation output.

Yosys ↗Course

Free, open-source logic synthesis.

Free Verilog simulation in the browser, no install.